



F/G. 1









FIG. 4



F/G. 5

ew.







FIG. 7 74 74 78

PCI Ctrl=FRAME., IRDY., TRDY., STOP., DEVSEL., LOCK. PCI Arb=REQ_,GNT_ PCIAD[31: 0] CBE[3: 0] PCI Bus Control [PCIAddrSIv] [PCISlave] [pcism] [PCIMast] Translate Cycle Execute Cycle ARBus Control Translate Cycle Buffer Manager [ASIvG01] Synchronization Boundary Execute Cycle [ASIvGO1] [DSIv601] [AMst601] [DMst601] [ack0]ARBÙS Ctrl=TS_,AACK_, ARTRY_, TA_, TEA_, TT3, TT1,TBST ARBus Arb=BR_,BC_, SACK_,RDDA_,SSD_,DBC_ ADDR[31:0] TSIZ[2:0]

FIG. 7A










FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15






FIG. 16




FIG. 17








FIG. 18












FIG. 23




FIG. 25

